



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant : Wolrich et al.

Art Unit:

Unknown

Serial No.: 10/066,297

Examiner:

Unknown

Filed

: February 1, 2002

Assignee:

Intel Corporation

Title : PROCESSING DATA PACKETS

RECEIVED

JUL 1 3 2004

Technology Center 2600

P.O. Box 1450 Alexandria, VA 22313-1450

Commissioner for Patents

INFORMATION DISCLOSURE STATEMENT

Dear Sir:

Applicants call attention to the attached Information Disclosure Statement and documents listed on form PTO-1449.

This filing is being made before the receipt of a first Office action on the merits. No fee is required.

The documents are in the English language; hence no concise explanation is necessary per Rule 98(a)(3).

Consideration of the foregoing and enclosures plus the return of a copy of the enclosed form PTO-1449 with the

CERTIFICATE OF MAILING BY FIRST CLASS MAIL

I hereby certify under 37 CFR \$1.8(a) that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage on the date indicated below and is addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-

Printed Name or

Certificate

Examiner's initials in the left column per MPEP 609 are earnestly solicited along with an early action on the merits.

Please apply any additional charges or credits to Deposit Account No. 06-1050.

Respectfully submitted,

Date: July 9, 2004

Soutt d. Harris Reg. No. 32,030

Attorneys for Intel Corporation

Fish & Richardson P.C. USPTO Customer No. 20985 12390 El Camino Real San Diego, CA 92130

Telephone: (858) 678-5070 Facsimile: (858) 678-5099

10413294.doc

Substitute Form PTO-1449 (Modified)	U.S. Department of Commerce Patent and Trademark Office	Attorney's Docket No. 10559-611001	Application No. 10/066,297	
by Ap	closure Statement	Applicant Gilbert Wolrich et al.		
JUL 1 2 2004 galse several sh	eets if necessary)	Filing Date	Group Art Unit	

& TRADEM			U.S. Pate	ent Documents		·		
Examiner Initial	Desig. ID	Document Number	Publication Date	Patentee	Class	Subclass	Appropriate	D
	AA	09/475,614	12/30/1999	Wolrich at al.			 UL 1 3 2004	
	AB	09/473,571	12/28/1999	Wolrich et al.			OC 1 0 2004	

Technology Center 2600

Examiner	Desig.	Document	Publication	Country or			Translation	
Initial	ID	Number	Date	Patent Office	Class	Subclass	Yes	No
	AC	WO 01/50679	07/12/2001	WIPO				
	AD	WO 01/50247	07/12/2001	WIPO				
	AE	WO 01/48619	07/05/2001	WIPO				
	AF	WO 01/48606	07/05/2001	WIPO		,		
	AG	WO 01/48596	07/05/2001	WIPO				
	AH	WO 01/16782	03/08/2001	WIPO			_	
	AI	WO 01/16770	03/08/2001	WIPO				
	AJ	WO 01/16769	03/08/2001	WIPO				
	AK	WO 01/15718	03/08/2001	WIPO				
	AL	WO 97/38372	10/16/1997	WIPO				
	AM	WO 94/15287	07/07/1994	WIPO				
	AN	EP 0 809 180	11/26/1997	Europe				
	AO	EP 0 745 933	12/04/1996	Europe				
	AP	EP 0 633 678	01/11/1995	Europe			-	
	AQ	EP 0 464 715	01/08/1992	Europe	_			
	AR	EP 0 379 709	08/01/1990	Europe				
	AS	59111533	06/27/1984	Japan			Abstract only	

	Other Documents (include Author, Title, Date, and Place of Publication)				
Examine r Initial	Desig. ID	Document			
	AT	Byrd et al., "Multithread Processor Architectures," <i>IEEE Spectrum</i> , Vol. 32, No. 8, New York, 1 August 1995, pp. 38-46.			
	AU	Doyle et al., <i>Microsoft Press Computer Dictionary</i> , 2 nd ed., Microsoft Press, Redmond, Washington, USA, 1994, p. 326.			

Examiner Signature	Date Considered
Examiner dignature	
EXAMINER: Initials citation considered. Draw line through citation if no	et in conformance and not considered. Include copy of this form with
i Examinate. Initials citation considered, braw line unough citation in its	of the communities and not considered. Include copy of this form with

next communication to applicant.

				Sneet <u>2</u> of <u>2</u>	
Substitute Fo (Modified)	orm PTO-1449	U.S. Department of Commerce Patent and Trademark Office	Attorney's Docket No. 10559-611001	Application No. 10/066,297	
<i>(</i>	ک⁄ by A	sclosure Statement Applicant	Applicant Gilbert Wolrich et al.	DE0-11	
JUL 12 第7 CFR §1.9		sheets if necessary)	Filing Date 02/01/02	Group Art Un RECE V Unknown	ED
THE STATE OF THE S	4	ments (include Author, 1	Citle Date and Plac	JUL 1 3 200)4
Examine	Davin ID	inents (include Author,	ine, Date, and Flac	Technology Cent	er 2600

Examine		Technology Cer			
r Initial	Desig. ID	Document			
	AV	Fillo et al., "The M-Machine Multicomputer," IEEE Proceedings of MICRO-28, 1995, pp. 146-156.			
	AW	Gomez et al., "Efficient Multithreaded User-Space Transport for Network Computing: Design and Test of the TRAP Protocol," <i>Journal of Parallel and Distributed Computing</i> , Academic Press, Duluth, Minnesota, USA, vol. 40, no. 1, 10 January 1997, pp. 103-117.			
	AX	Haug et al., "Reconfigurable hardware as shared resource for parallel threads," IEEE Symposium on FPGAs for Custom Computing Machines, 1998.			
	AY	Hauser et al., "Garp: a MIPS processor with a reconfigurable coprocessor," Proceedings of the 5 th Annual 1EEE Symposium on Field-Programmable Custom Computing Machines, 1997.			
	AZ	Hyde, R., "Overview of Memory Management," Byte, vol. 13, no. 4, 1998, pp. 219-225.			
	AAA	itch et al., "StrongARMing Portable Communications," IEEE Micro, 1998, pp. 48-55.			
	ABB	Schmidt et al., "The Performance of Alternative Threading Architectures for Parallel Communication Subsystems," Internet Document, <i>Online!</i> , 13 November 1998.			
	ACC	Thistle et al., "A Processor Architecture for Horizon," IEEE, 1998, pp. 35-41.			
	ADD	Tremblay et al., "A Three Dimensional Register File for Superscalar Processors," IEEE Proceedings of the 28 th Annual Hawaii International Conference on System Sciences, 1995, pp. 191-201.			
	AEE	Trimberger et al, "A time-multiplexed FPGA," Proceedings of the 5 th Annual IEEE Symposium on Field-Programmable Custom Computing Machines," 1998.			
	AFF	Turner et al., "Design of a High Performance Active Router," Internet Document, <i>Online</i> , 18 March 1999.			
	AGG	Vibhatavanijt et al., "Simultaneous Multithreading-Based Routers," Proceedings of the 2000 International Conference of Parallel Processing, Toronto, Ontario, Canada, 21-24 August 2000, pp. 362-359.			
	АНН	Wazlowski et al., "PRSIM-II computer and architecture," IEEE Proceedings, Workshop on FPGAs for Custom Computing Machines, 1993.			

Examiner Signature	Date Considered	

EXAMINER: Initials citation considered. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.